

A 90 nm Communication Technology Featuring SiGe HBT Transistors, RF CMOS, Precision R-L-C RF Elements and 1 mm² 6-T SRAM Cell

**K. Kuhn, M. Agostinelli, S. Ahmed, S. Chambers, S. Cea, S. Christensen,
P. Fischer, J. Gong, C. Kardas, T. Letson, L. Henning, A. Murthy, H.
Muthali, B. Obradovic, P. Packan, S. W. Pae, I. Post, S. Putna, K. Raol, A.
Roskowski, R. Soman, T. Thomas, P. Vandervoorn, M. Weiss and I. Young**

Logic Technology Development

Intel Corporation, Hillsboro, OR 97124, USA

Outline

- Technology Features
- CMOS
- SiGe:C HBT
- Isolation
- Passives
- Validation Vehicles
- Conclusions

Integration

Baseline CMOS

Communications

• Shallow Trench Isolation

• High resistivity substrate

• CMOS Well Implants

• Triple Well (deep n-well)

• Thin gate and poly
• Tip implants

• LP CMOS 15Å (1.2V)
• Analog CMOS 50Å (2.5V)

• Spacer Formation
• NSD/PSD

• SiGe HBT module

• Silicide & contacts
• Metal 1- 6 Layers

• Poly Resistor

• Metal 7

• MIM Capacitor / TF resistor

• Inductors

Matching Circuit Needs to Device Type

	Logic MOS	Analog MOS	Precision R	Precision C	High-Q L	Varactors	LN BJT	HF BJT	HV BJT	III-V FET	III-V HBT
VHS differential											
RF power amp											
Low-noise amp		?									
Mixer											
Op amp											
Limiting amp											
Switch cap filter											
ADC/DAC											
Bandgap ref											
MUX/DeMUX											
VCO											

Logic and analog MOS are the foundation for the majority of critical communications circuits

Matching Circuit Needs to Device Type

	Logic MOS	Analog MOS	Precision R	Precision C	High-Q L	Varactors	LN BJT	HF BJT	HV BJT	III-V FET	III-V HBT
VHS differential											
RF power amp											
Low-noise amp		?									
Mixer											
Op amp											
Limiting amp											
Switch cap filter											
ADC/DAC											
Bandgap ref											
MUX/DeMUX											
VCO											

Precision single elements are key to many circuits

Matching Circuit Needs to Device Type

	Logic MOS	Analog MOS	Precision R	Precision C	High-Q L	Varactors	LN BJT	HF BJT	HV BJT	III-V FET	III-V HBT
VHS differential											
RF power amp											
Low-noise amp		?									
Mixer											
Op amp											
Limiting amp											
Switch cap filter											
ADC/DAC											
Bandgap ref											
MUX/DeMUX											
VCO											

Most circuits have multiple implementation paths,
redundancy is important in process definition

Matching Circuit Needs to Device Type

	Logic MOS	Analog MOS	Precision R	Precision C	High-Q L	Varactors	LN BJT	HF BJT	HV BJT	III-V FET	III-V HBT
VHS differential											
RF power amp											
Low-noise amp		?									
Mixer							?				
Op amp											
Limiting amp								?			
Switch cap filter											
ADC/DAC											
Bandgap ref							?				
MUX/DeMUX											
VCO							?				


Specialized BJT devices cover gaps
where MOS falls short

Outline

- Technology Features
- CMOS

90nm CMOS


Performance versus Low Power




90nm Communications CMOS

RF Performance (Low Power Device)

NMOS



PMOS




NMOS: 225/143 F_T/F_{MAX}


PMOS: 114/70 F_T/F_{MAX}


($V_g=0.7V$, $V_{ds}=1.2V$)

F_T : Intrinsic NMOS Performance



F_T : Intrinsic PMOS Performance






Fmax: Layout

- **Make R_G small**
 - Two-sided gates
 - Minimize field extension
 - Contacts close to devices
 - Multiple fingers
- **Minimize pad coupling**
 - HiRES substrates
 - Isolate/shield signal pads
 - Use higher-level metal
- **Minimize cap/scatter**
 - Isolate gate from drain
 - Taper source bus

Similar to: L. F. Tiemeijer, et al.
"A record high 150 GHz fmax
realized at 0.18 μ m gate length
in an industrial RF-CMOS
technology," IEDM 2001.

Comparison of CMOS: F_T and F_{MAX}



Outline


- Technology Features
- CMOS
- SiGe:C HBT

Criteria for BJT device definition


- Manufacturing simplicity
- Maximum leverage of the main 90nm microprocessor process (all tools shared, no special tools)
- Meets the needs of the circuit design community
- No impact to CMOS performance

SiGe:C HBT Architecture

Extrinsic base implant




Quasi-Self-aligned



Fully Self-aligned

Quasi-self-aligned chosen as the better tradeoff between manufacturing complexity and performance

HBT: SiGe:C Epitaxy





G.L. Patton, et al. “**SiGe-base heterojunction bipolar transistors: physics and design issues,**” Electron Devices Meeting, 1990.

L.D. Lanzerotti et al. “**Suppression of boron outdiffusion in SiGe HBTs by carbon incorporation,**” Electron Devices Meeting, 1996



H.J. Osten, et al. “**The effect of carbon incorporation on SiGe heterobipolar transistor performance and process margin,**” Electron Devices Meeting, 1997.

Baseline: 130/100 F_T/F_{MAX}




No CMOS Degradation

- NMOS and PMOS I_{ON} versus I_{OFF} characteristics are not degraded by HBT integration




BJT Yield issues: impact of volume


Incoming to EPI



OLD Process
Start of epi dep




NEW Process
Start of epi dep




Increased wafer
volume generated
Ge deposits on
chamber walls:
Fixed with purges
and pre-coats

OLD Process
After epi dep




NEW Process
After epi dep




Outline

- Technology Features
- CMOS
- SiGe:C HBT
- Isolation

Isolation: P- versus P+ epi (with DNW)




Substrates: Latch-up, P- versus P+ epi



Merrill, R.B.; Young, W.M.; Brehmer, K. **Effect of substrate material on crosstalk in mixed analog/digital integrated circuits**
Electron Devices Meeting, 1994.


Substrates: Latch-up, P- versus P+ epi with and without DNW



Outline


- Technology Features
- CMOS
- SiGe:C HBT
- Isolation
- Passives

MIM Capacitor



TTF seconds
(0.2%C at Bias=0V, 1MHz)

MIM Capacitor BiasTemp. Reliability (T=125C)




317 years

< MIM Cap
Bias Temp.



MIM Cap
CV >

NORMALIZED
CAPCITANCE




MIM Capacitor Reliability


OLD Process >



< New Process




Hi-Q Inductor Library Templates




Focusing on lower L, Hi-Q inductors to support 10/40G circuits


Hi-Q Inductor Library Templates



Measuring Q





$$Q = \frac{-\text{Im}(Y_{11})}{\text{Re}(Y_{11})}$$




Measured versus simulated Q

Inductor Dimension:

$D_o = 154 \text{ } \mu\text{m}$ $W = 12 \text{ } \mu\text{m}$
 $S = 1 \text{ } \mu\text{m}$ $T = 1.5$






Hi-Q Inductors and substrates



Outline

- Technology Features
- CMOS
- SiGe:C HBT
- Isolation
- Passives
- Validation Vehicles
- Conclusions



Validation vehicles



A large variety of learning vehicles are being supported
Illustrated is an LC-VCO from a 10G SerDes test circuit

Intel CMOS 10G SerDes Test Circuit Transmit PLL – Measured Jitter

Meets jitter
transfer function
specification >



OC-192 Specification is integral
under curve = 100 mUI;
Actual performance is 40 mUI
~ 2X better

Conclusions

- Manufacturable communications process integrated into 90nm digital CMOS
- RF NMOS devices at 225/140 F_T/F_{MAX}
- RF PMOS devices at 114/70 F_T/F_{MAX}
- Baseline HBT device at 130/100 F_T/F_{MAX}
- Reliable 1.15 fF/mm² Cu-MIM and resistor
- Hi-Q inductors

Acknowledgment

The authors gratefully acknowledge the many people at Intel who contributed to this work, including individuals from the following organizations:

- PTD Process and Design Groups
- Sort Test Technology Development
- Quality and Reliability Engineering
- Technology Computer Aided Design

References

1. *Tiemeijer, L.F.; Boots, H.M.J.; Havens, R.J.; Scholten, A.J.; de Vreede, P.H.W.; Woerlee, P.H.; Heringa, A.; Klaassen, D.B.M.* **A record high 150 GHz f_{max} realized at 0.18 μ m gate length in an industrial RF-CMOS technology** Electron Devices Meeting, 2001. IEDM Technical Digest. International , 2001. Page(s): 10.4.1 -10.4.4
2. *Hirose, T.; Momiyama, Y.; Kosugi, M.; Kano, H.; Watanabe, Y.; Sugii, T.* **A 185 GHz f_{max} SOI DTMOS with a new metallic overlay-gate for low-power RF applications.** Electron Devices Meeting, 2001. IEDM Technical Digest. International , 2001. Page(s): 33.5.1 -33.5.3
3. *Matsumoto, T.; Maeda, S.; Ota, K.; Hirano, Y.; Eikyu, K.; Sayama, H.; Iwamatsu, T.; Yamamoto, K.; Katoh, T.; Yamaguchi, Y.; Ipposhi, T.; Oda, H.; Maegawa, S.; Inoue, Y.; Inuishi, M.* **70 nm SOI-CMOS of 135 GHz f_{max} with dual offset-implanted source-drain extension structure for RF/analog and logic applications.** Electron Devices Meeting, 2001. IEDM Technical Digest. International , 2001. Page(s): 10.3.1 -10.3.4
4. *Zamdmer, N.; Ray, A.; Plouchart, J.-O.; Wagner, L.; Fong, N.; Jenkins, K.A.; Jin, W.; Smeys, P.; Yang, I.; Shahidi, G.; Assaderghi, F.* **A 0.13- μ m SOI CMOS technology for low-power digital and RF applications VLSI Technology, 2001.** Digest of Technical Papers. 2001 Symposium on , 2001. Page(s): 85 -86
5. *Momiyama, Y.; Hirose, T.; Kurata, H.; Goto, K.; Watanabe, Y.; Sugii, T.* **A 140 GHz f_t and 60 GHz f_{max} DTMOS integrated with high-performance SOI logic technology.** Electron Devices Meeting, 2000. IEDM Technical Digest. International , 2000. Page(s): 451 -454
6. *Momose, H.S.; Morifuji, E.; Yoshitomi, T.; Ohguro, T.; Saito, M.; Iwai, H.* **Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOS.** Electron Devices, IEEE Transactions on , Volume: 48 Issue: 6 , June 2001. Page(s): 1165 -1174
7. *Lee, K.F.; Yan, R.H.; Jeon, D.Y.; Kim, Y.O.; Tennant, D.M.; Westerwick, E.H.; Early, K.; Chin, G.M.; Morris, M.D.; Johnson, R.W.; Liu, T.M.; Kistler, R.C.; Voshchenkov, A.M.; Swartz, R.G.; Ourmazd, A.* **0.1 μ m p-channel MOSFETs with 51 GHz f_t.** Electron Devices Meeting, 1992. Technical Digest., International , 1992. Page(s): 1012 -1014
8. *Taur, Y.; Wind, S.; Mii, Y.J.; Lii, Y.; Moy, D.; Jenkins, K.A.; Chen, C.L.; Coane, P.J.; Klaus, D.; Bucchignano, J.; Rosenfield, M.; Thomson, M.G.R.; Polcari, M.* **High performance 0.1 μ m CMOS devices with 1.5 V power supply.** Electron Devices Meeting, 1993. Technical Digest., International , 1993. Page(s): 127 -130

References

9. *Min Park; Seonghearn Lee; Hyun Kyu Yu; Kee Soo Nam* **Optimization of high Q CMOS-compatible microwave inductors using silicon CMOS technology.** Radio Frequency Integrated Circuits (RFIC) Symposium, 1997., IEEE , 1997. Page(s): 181 -184
10. *Jenei, S.; Decoutere, S.; Maex, K.; Nauwelaers, B.* **Add-on Cu/SiLK/sup TM/ module for high Q inductors.** IEEE Electron Device Letters , Volume: 23 Issue: 4 , April 2002. Page(s): 173 -175
11. *Xiao Huo; Chen, K.J.; Chan, P.C.H.* **High-Q copper inductors on standard silicon substrate with a low-k BCB dielectric layer.** Radio Frequency Integrated Circuits (RFIC) Symposium, 2002 IEEE , 2002 Page(s): 403 -406
12. *Hongrui Jiang; Yeh, J.-L.A.; Ye Wang; Norman Tien* **Electromagnetically shielded high-Q CMOS-compatible copper inductors.** Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International , 2000. Page(s): 330 -331
13. *Patton, G.L.; Stork, J.M.C.; Comfort, J.H.; Crabbe, E.F.; Meyerson, B.S.; Harame, D.L.; Sun, J.Y.-C.* **SiGe-base heterojunction bipolar transistors: physics and design issues** Electron Devices Meeting, 1990.
14. *Lanzerotti, L.D.; St. Amour, A.; Liu, C.W.; Sturm, J.C.* **Si/Si_{1-x-y}Gex/Cy/Si heterojunction bipolar transistors** Electron Devices Meeting, 1994 and *Lanzerotti, L.D.; Sturm, J.C.; Stach, E.; Hull, R.; Buyuklimanli, T.; Magee, C.* **Suppression of boron outdiffusion in SiGe HBTs by carbon incorporation** Electron Devices Meeting, 1996
15. *Osten, H.J.; Lippert, G.; Knoll, D.; Barth, R.; Heinemann, B.; Rucker, H.; Schley, P.* **The effect of carbon incorporation on SiGe heterobipolar transistor performance and process margin** Electron Devices Meeting, 1997.

**A soft copy of this and other recent Intel
presentations can be found at:**

www.intel.com/research/silicon